# Design of High Performance Microprocessor 

Amit Kumar Dutta<br>Calcutta Institute of Technology, WB, India


#### Abstract

High performance microprocessor design using Q-Dot technology addresses the key design issues like ALU design, memory management required to run parallel algorithms in solving Fast Fourier Transform algorithm, matrix inversion algorithm, Barnes problem, Ocean problem, sorting and graphical processing unit. We design the processor such that it can implement parallel algorithm in real time operation using error detection for addition and multiplication. Current mode logic is used to get the speed.


### 1.0 INTRODUCTION

The major challenge of today's computer is how to improve on microprocessor's performance in terms of its speed of execution while implementing various algorithms. The design of computer depends on how it will be used and the available technology. Trends in memory management by operating system have lasting impact on its usage. Here we use shift register banks instead of DRAM and shared memory to achieve high parallelism in hardware as well as in software. Lastly the recent trend is to replace Assembly language programming by higher level programming but we stick to the former. So the design procedure is to define the ALU in the first step with adder, subtractor and multiplier except their numbers and connections are kept unknown which is to be decided by the algorithm to be implemented. Similarly, stack memory, register memory and on chip cache are to be decided by the requirement of the algorithm as well as the shift register bank size.

Another area of problem is the speed of data bus which decides the speed of execution of ALU for most of the algorithm. We change it by sending four data parallel at a time to the CPU. Lastly we solve the data latency problem in READ/WRITE cycle by making the data independent of the address. Here we make the data available to the registers all the time and storing the result of computation in the shift register or in the shared memory. Thus there is data flow to the CPU and data flow out of CPU to the shift register with same speed.

In Fast Fourier transform algorithm, we choose the radix-2 Decimation in Time/Frequency algorithm. We solve the memory management problem by MUX-ing the memory out going data stream and changing the path of input data stream by putting switch to toggle. The shift register memory gives two data output and we do butterfly structure with them. The weighted coefficients are calculated earlier and kept in shared memory or in stack.

We formulate the matrix inversion along with a vector multiplication as in $\mathrm{X}=\operatorname{inv}(\mathrm{A}) * \mathrm{Y}$. Here the Y vector is kept in shared memory and row vectors are multiplied and subtracted. In the Barnes algorithm, a new method is invented which requires $\mathrm{N}^{2}$ additions. We explain these three algorithms in detail.

The section-I introduces the subject. In the section-II we design the ALU and in the following section we modify ALU to accommodate error detection over addition and multiplication. Section IV discusses the various parallel algorithms to be implemented by the microprocessors. We study three main algorithms for memory management purpose. In section V we design the microprocessor and the mother board. In the last section we conclude the paper.

### 2.0 ALU

ALU normally has four arithmetic operations (ADD/SUB/MULT/DIV) and other logical operations [5]. Here we consider ADD/MULT to be the back bone of ALU and SUBtractor as a modified circuit used for ADDition. The divide operation is done using multiplier and subtrator circuit. Now the ADD operation can be of $\mathrm{X}=\mathrm{X}+\mathrm{A}(\mathrm{i})$ kind or $\mathrm{X}=\mathrm{A}(\mathrm{i})+\mathrm{B}(\mathrm{i})$ kind. Similarly, the multiplier can be of $\mathrm{X}=\mathrm{A} . \mathrm{B}$ or $\mathrm{X}=\mathrm{X}+\mathrm{A} . \mathrm{B}$ or $\mathrm{X}=\mathrm{X}-\mathrm{A} . \mathrm{B}$ type. Here we keep all the provisions. Floating point addition, subtraction and multiplication are also possible.

A modification of adder circuit over bit serial is that it is done by two XOR gates and a $\mathrm{D} / \mathrm{f}$ gate as shown in Figure 1. This is modified to keep provision of subtraction. The rough power dissipation in adder, subtractor and multiplier circuits are calculated as follows:

For the adder circuit: $\quad 1 / 2 * \mathrm{C}^{*} \mathrm{~V}^{2} *(2 * 3 * 2)$.
For the multiplier circuit: $16^{*}$ Adder circuit.
The voltage swing $(\mathrm{V})$ is kept low so that statistically the charging current creates less error in voltage with a variation in capacitor.

### 3.0 ERROR DETECTION

Error often takes place in adder, subtractor and multiplier circuits during computation due to misalignment of signals which results in not charging of capacitor correctly. This error has to be detected and if possible be corrected. Here we consider a error detection scheme based on mod-2 addition where individual code byte is protected by even parity checker. Also in between additions, the carry byte is checked for error by parity.

| Example: | $\begin{array}{r} 1010 \\ +\quad 0011 \end{array}$ | even even |
| :---: | :---: | :---: |
|  | 1001 | even |
| Carry + | 0100 | odd |
|  | 1101 | odd |

### 4.0 PARALLEL ALGORITHMS

Here, the emphasis is kept on different applications and one such application is in parallel multiprocessing environment [1]. Fast Fourier Transform, matrix solution of linear and bilinear problems, the Barnes problem, the Ocean application, sorting of very large database and graphics are the areas we are trying the microprocessor to work. Here we check the first three problems and find their solution in terms of algorithm and memory management associated with them.

## FAST FOURIER TRANSFORM

The Fast Fourier Transform (FFT) is a signal processing method used for spectral estimation. Here we study the application of one dimensional complex variable FFT. It has complexity of multiplication $n * \log _{2} n$ except that it is difficult to manage the memory. The algorithm for Decimation in Frequency radix-2 is given below:

$$
\begin{gathered}
X(2 k)=\sum_{n=0}^{\frac{N}{2}-1}\left[x(n)+x\left(n+\frac{N}{2}\right)\right] W_{N / 2}^{k n} k=0,1, \ldots, \frac{N}{2}-1 . \\
X(2 k+1)=\sum_{n=0}^{\frac{N}{2}-1}\left\{\left[x(n)-x\left(n+\frac{N}{2}\right)\right] W_{N}^{n}\right\} W_{N / 2}^{k n} \quad k=0,1, \ldots, \frac{N}{2}-1 .
\end{gathered}
$$

For a single processor with a single memory as shift register bank, the data ( 2 FP numbers) will be out at a time from memory to the up. If the memory size is 1024 then memory will be $32 * 32$ and we can have numbers placed as
$012345678 \ldots . . .31$
$512513514515 \quad 543$
3233343536 .......... 63
544545546 547....... 574
256257 .................... 287
768

So the first data set is $(0,512)$ and second data set $(256,768)$ and after butterfly operation their memory place will be shuffled to $(0,256)$ and $(512,768)$. This continues through a MUX in the output and input of the memory.

Similarly in multiprocessor environment, we can find FFT of longer length like $1024 * 8$ for 8 processors. If the data speed is 100 Kbps parallel and ALU is faster enough to multiply and add in 10 microsecond then total 1024 point FFT will be performed in roughly 100 milliseconds.

## SOLUTION OF LINEAR SYSTEM

Linear equations can be formed as $\mathrm{AX}=\mathrm{Y}$ where A is square matrix of dimension ( $\mathrm{N} \times \mathrm{N}$ ) and $\mathrm{X}, \mathrm{Y}$ are unknown and known vectors. Here we consider a case where $\mathrm{N}=512$. We consider the memory size as $512 * 64$ words for each processor. We consider a shared memory of $2 * 512$ words. The algorithm is as follows:

Step 1: Load Y to shared memory.
Step 2: Load A to each processor's data memory.
Step 3: Pivot the Nth row for $\mathrm{N}=1$, and load it to shared memory.
Step 4: load A to CPUs and multiply by the first data in row to the pivoted row and subtract. Store it.
Step 5: Goto Step 3.
Step 6: Put the values and subtract in backward direction from 511 and find the solutions X.
It has $0.5 * \mathrm{~N}^{3}$ multiplications and similar numbers of subtraction. The memory requires MUX in the output and input. It needs $512 * 512 * 256 /(8 * 400000)$ or 21 seconds.

## SOLUTION OF BILINEAR EQUATIONS

Here the equations can be written as

$$
\left[\begin{array}{cccc}
\mathrm{a}_{11} \mathrm{X}_{1} & \mathrm{a}_{12} \mathrm{X}_{1} & \ldots . & \mathrm{a}_{1 \mathrm{~N}} \mathrm{X}_{1} \\
\mathrm{a}_{21} \mathrm{X}_{2} & \mathrm{a}_{22} \mathrm{X}_{2} & \ldots . & \mathrm{a}_{2 \mathrm{~N}} \mathrm{X}_{2} \\
\ldots . \mathrm{X}_{\mathrm{N}} & \ldots . . & \ldots . . & \ldots \ldots . \\
\mathrm{a}_{\mathrm{N} 1} \mathrm{X}_{\mathrm{N}} & \mathrm{a}_{\mathrm{N}} & \ldots . & a_{\mathrm{NN}} \mathrm{X}_{\mathrm{N}}
\end{array}\right]\left[\begin{array}{c}
\mathrm{X}_{1} \\
\mathrm{X}_{2} \\
\ldots \\
\mathrm{X}_{\mathrm{N}}
\end{array}\right]=\mathrm{K}
$$

This can be solved by using the algorithm $\mathrm{X}[\mathrm{n}+1]=0.5 *[\mathrm{X}[\mathrm{n}]+\mathrm{K} / \mathrm{X}[\mathrm{n}]]$;
Each iteration takes roughly 21 seconds for $\mathrm{N}=512$.

## THE BARNES PROBLEM

Barnes is an implementation of an algorithm for n-body problem in galaxy evolution [1]. N-body algorithm simulates the interaction among a large number of bodies that have forces interacting among them. Here the bodies represent collections of stars and planets and the force is gravity. The repulsive force is the electromagnetic action. So for a given distance we have to find the current to get the steady state solution. The force due to electromagnetic action is $\mathbf{F}=\mathbf{j} \times \mathbf{B}$, where $\mathbf{j}$ stands for current density and $\mathbf{B}$ is the magnetic field [2]. Now the magnetic field due to a current at a distance will be dependent of the distance vector. Hence the total force acting on the body should be $\sum_{n=1, n \neq i}^{N} J_{i} \times B_{n}+\sum_{n=1, n \neq i}^{N} G_{i n}=0$.
So in matrix form it can be written as,

$$
\left[\begin{array}{cccc}
\mathrm{a}_{11} \mathrm{~J}_{1} & \mathrm{a}_{12} J_{1} & \ldots . & a_{1 N} J \\
\mathrm{a}_{21} J_{2} & a_{22} J_{2} & \ldots . & a_{2 N} J_{2} \\
\ldots . & \ldots . & \ldots . . & \ldots \ldots \\
a_{N 1} J_{N} & a_{N 2} J_{N} & \ldots . & a_{N N} J_{N}
\end{array}\right]\left[\begin{array}{c}
\mathrm{J}_{1} \\
\mathrm{~J}_{2} \\
\ldots \\
\mathrm{~J}_{\mathrm{N}}
\end{array}\right]=-G
$$

Where the coefficients depend on inverse of distance and coil's diameter. Now we can use the algorithm mentioned in the method of solution of bilinear equation which has $\mathrm{N}^{3}$ complexity. We have a different solution which has $\mathrm{N}^{2}$ complexity with number of iteration yet to be found out.

We consider the initial starting point as $\mathrm{x}_{0}$ and consider $\mathrm{y}=\mathrm{G}-\mathrm{x}^{2}$ as the curve where the square-root value will be the x axis where $y=0$. We take a tangent at $x_{0}$ and find $x_{1}$ where $y=0$; and find $x_{1}$ and $y_{1}$ point on the curve. And so on until we reach where the $y_{n+1}$ will be 0 .

The algorithm is $\mathrm{x}_{\mathrm{n}+1}=\mathrm{x}_{\mathrm{n}}-\mathrm{y}_{\mathrm{n}} / 2 \mathrm{x}_{\mathrm{n}}$ where $\mathrm{y}_{\mathrm{n}}=\mathrm{C}-\mathrm{x}_{\mathrm{n}}{ }^{2}$;

Now in our application the equations are given in the last page. We consider 3 bodies. The slopes will be $\mathrm{m}_{1}=-$ $\left(\mathrm{a}_{12} * \mathrm{~J}_{2}+\mathrm{a}_{13} * \mathrm{~J}_{3}\right) ; \mathrm{m}_{2}=-\left(\mathrm{a}_{21} * \mathrm{~J}_{1}+\mathrm{a}_{23} * \mathrm{~J}_{3}\right)$ and $\mathrm{m}_{3}=-\left(\mathrm{a}_{31} * \mathrm{~J}_{1}+\mathrm{a}_{32} * \mathrm{~J}_{2}\right)$

So the algorithm will be $\mathrm{J} 1_{n+1}=\mathrm{J} 1_{n}-\mathrm{Y} 1_{\mathrm{n}} / \mathrm{m} 1 ; \mathrm{J} 2_{\mathrm{n}+1}=\mathrm{J} 2_{\mathrm{n}}-\mathrm{Y} 2_{\mathrm{n}} / \mathrm{m} 2 ; J 3_{n+1}=\mathrm{J} 3_{\mathrm{n}}-\mathrm{Y} 3_{\mathrm{n}} / \mathrm{m} 3$. This avoids matrix inversion. For single value, square-root algorithm and this algorithm are same in each step, but for more variables they will differ.

### 5.0 THE MICROPROCESSOR

The microprocessor here is thought of as a math-processor engine with ADD/SUB/MULT/DIV as the primary operations [3][4]. It has a Instruction Register set and we choose reduced instruction set. It has data memory stack and output data memory stack. It also has a stack in Instruction Register. The data flow with the Instructions and gets executed and flow out of CPU to the data memory automatically if not changed by programming. The control unit in microprocessor makes the arithmetic/logical operation possible. There is the central controller which controls the memory management of all parallel microprocessors and feeds the instructions from instruction (program) memory. So we find that the data bus speed decides the processor speed. The ALU has multiple $4 / 4$ adders/multipliers. The multipliers are as given in reference [5]. If data speed is 100 kbps then we allow four data in parallel.

The mother board has memory for data, program and shared memory. The size of the memory is decided by data size. The size of stack in CPU will be minimum 8( x 16 ) and it keeps the shared memory outputs like $\mathrm{W}_{\mathrm{N}}{ }^{\mathrm{kn}}$ in FFT. So the power dissipation in microprocessor will be less than 50 mW at 2 MHz clock speed though ALU can operate at much higher frequency. It is because the capacitance values are very less and voltage swing is limited.

### 6.0 CONCLUSION

Reference [6] introduces a very high frequency oscillator using Q-Dot technology. If the voltage swing is stable and time period is stable with low jitter then we can use the similar digital and analog circuit at same or at $1 / 4^{\mathrm{th}}$ of that frequency. This is the principle we followed in designing the logic gates and that culminates into a microprocessor which may work at very high frequency. Unfortunately, the data bus is not that fast and cannot be made more than four parallel lines which limit the microprocessor clock. We attempt to solve this problem by using addressless data stream through a shift register bank as memory using same technology and provide suitable memory management techniques for the main parallel algorithms.

## REFERENCES

[1]. J.L Hennessy and D. A. Patterson, "Computer Architecture A Quantitative Approach," Morgan Kaufmann, $2^{\text {nd }}$ Edition
[2]. R.P. Feynman, R.B. Leighton and M. Sands, " The Feynman Lectures on Physics," Addison Wesley
[3]. B. Parhami, "Computer Architecture-from Microprocessor to Supercomputer," Oxford Series, 2005
[4]. K. Hwang, "Advanced Computer Architecture with parallel programming," McGraw Hill 1993
[5]. A. K. Dutta, "Vector Arithmetic Logic Unit," IJERSTE Vol. 2 Issue 12, December -2013, pp: 75-80
[6]. Accepted, A. K. Dutta, "Current Mode Logic Gates Using Q-Dot Technology," IJERSTE Vol. 3 Issue 11, November-2014


Figure 1. Modified bit serial adder.

