Abstract— Multilevel voltage source inverter offer several advantages compared to their conventional counterparts. Cascaded H-bridge inverter provides Stepped AC voltage wave form with lesser harmonics at higher levels by combining different ranges of voltage DC sources and the filter components are reduced by increasing Step levels. By increasing the level of the inverter we can get several advantages: get a good voltage wave form, Very low THD, reduced volume and cost. The need of several sources on the DC side of the converter makes multilevel technology attractive for photovoltaic applications. This paper provides an overview of a multilevel inverter topology and investigates their suitability for single-phase photovoltaic systems. A simulation model is based on MATLAB/SIMULINK is developed. An experimental 40W prototype inverter was built and tested. The results is experimentally validate for the proposed SPWM based three H-bridge 27 level cascaded multilevel inverter.

Keywords— Cascaded H-bridge Multilevel inverter, Dc link voltage

I. INTRODUCTION

Cascaded multilevel inverter topology is based on the Stepped AC voltage wave form with lesser harmonics at higher levels by combining different ranges of DC voltage sources[2]. By increasing the number of DC voltage Sources at different ranges, the stepped sinusoidal output waveform adds more steps. Multilevel inverters are used in high power applications such as Hybrid System, Solar system, and Flexible AC transmission systems [1], [3]. Due to the need of filters is reduced by increasing the voltage level and the efficiency is high because of lesser harmonic. In low power applications where switching frequencies are not as restricted as in high power applications various control methods such as multicarrier pulse width modulation or multiple hysteresis band control methods can be used to further reduce harmonics in the stepped waveforms. Cascaded Multilevel inverter is suitable for solar PV systems due to their cell structure. Each solar array provides different DC voltage levels. A multilevel converter not only achieves low power ratings, but also enables the use of renewable energy sources. In high power applications we can easily interface the Cascaded H-Bridge inverter with Solar PV module and fuel cells [4], [5].
level). The basic hybrid multilevel inverter structure for single phase is illustrated in Fig.1. This multilevel inverter is made up of a set of series connected cells. Each cell consists of a 4-switch H-bridge voltage source inverter. The output inverter voltage is obtained by summing the cell contributions. In conventional method, low level inverters are used. Better sinusoidal output was not obtained which is the drawback of the conventional system and the harmonics was high. By increasing the number of steps in the Cascaded H-bridge inverter, we can get a high efficiency with lesser harmonics and good resolution and good stepped voltage wave form [6].

Cascaded H-bridge inverter is developed by connecting more number of single stage inverter with different voltage sources in series. The common function of multilevel inverter is to synthesize a desired voltage from several separate DC sources. Each inverter is capable of generating three different output voltages, \(+V_{dc}, 0 \text{ and } -V_{dc}\) [7].

II. MODELING OF MULTILEVEL NEW HYBRID INVERTER

For each full bridge inverter the output voltage is given by

\[ V_{Oi} = V_{dc} (S_{1i} - S_{2i}) \]

and the input DC current is,

\[ I_{di} = I_a (S_{1i} - S_{2i}) \]

\(i=1,2,3...\) (number of full bridge inverters employed). \(I_a\) is the output current of the new hybrid inverter. \(S_{1i}\) and \(S_{2i}\) is the upper switch of each full bridge inverter. A single phase output voltage of proposed inverter is given by

\[ V_{on} = \sum_{i=1}^{n} V_{0i} \]

III. 27-STAGE MULTILEVEL INVERTER PROPOSED TOPOLOGY

The topology of the proposed DC–AC H-bridge multilevel inverter is shown in Fig.3. The inverter uses a standard three-leg inverter and an H-bridge with its DC source in series with each phase leg. To see how the system operates, consider simplified single phase topology, shown in Fig.4. The output voltage \(v_1\) (3v) of this first leg of the top inverter is goes to ON state. For a negative half cycle this leg is connected in series with a full H-bridge, which, in turn, is supplied by a supply voltage. If the supply is kept charged to \(V_{dc}/2\), then the output voltage of the H-bridge can take on the values \(+V_{dc}/2\).
When the output voltage \( v = v_1 + v_2 + v_3 \) is required to be zero, one can either set
\[
\begin{align*}
v_1 &= +V_{dc}/2 \quad \text{and} \quad v_2 = +V_{dc}/2 \quad \text{and} \quad v_3 = -V_{dc}/2 \quad \text{(or)}
v_1 &= -V_{dc}/2 \quad \text{and} \quad v_2 = +V_{dc}/2 \quad \text{and} \quad v_3 = +V_{dc}/2
\end{align*}
\]

V. CONDUCTION SWITCH STATE FOR 180° MODE OF OPERATION

The mentioned below table shows the Conduction mode of the switches for 180°.

<table>
<thead>
<tr>
<th>S.No.</th>
<th>Switching pattern for first 90° mode of operation</th>
<th>Switching pattern for first 90° mode of operation</th>
<th>Output Voltage (( V_o ))</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>S1,S4,S5,S6,S9,S10</td>
<td>S1,S4,S5,S6,S9,S12</td>
<td>3V</td>
</tr>
<tr>
<td>2</td>
<td>S2,S3,S5,S6,S9,S10</td>
<td>S1,S2,S5,S6,S9,S12</td>
<td>6V</td>
</tr>
<tr>
<td>3</td>
<td>S1,S2,S5,S6,S9,S10</td>
<td>S2,S3,S5,S6,S9,S12</td>
<td>9V</td>
</tr>
<tr>
<td>4</td>
<td>S1,S4,S5,S6,S9,S10</td>
<td>S1,S4,S5,S6,S9,S12</td>
<td>12V</td>
</tr>
<tr>
<td>5</td>
<td>S2,S3,S6,S7,S9,S12</td>
<td>S1,S2,S5,S6,S9,S12</td>
<td>15V</td>
</tr>
<tr>
<td>6</td>
<td>S1,S2,S6,S7,S9,S12</td>
<td>S2,S3,S5,S6,S9,S12</td>
<td>18V</td>
</tr>
<tr>
<td>7</td>
<td>S1,S4,S6,S7,S9,S12</td>
<td>S1,S4,S6,S7,S9,S12</td>
<td>21V</td>
</tr>
<tr>
<td>8</td>
<td>S2,S3,S5,S6,S9,S12</td>
<td>S1,S2,S6,S7,S9,S12</td>
<td>24V</td>
</tr>
<tr>
<td>9</td>
<td>S1,S2,S5,S6,S9,S12</td>
<td>S2,S3,S6,S7,S9,S12</td>
<td>27V</td>
</tr>
<tr>
<td>10</td>
<td>S1,S4,S5,S6,S9,S12</td>
<td>S1,S4,S5,S6,S9,S12</td>
<td>30V</td>
</tr>
<tr>
<td>11</td>
<td>S2,S3,S5,S6,S9,S12</td>
<td>S1,S2,S5,S6,S9,S12</td>
<td>31V</td>
</tr>
<tr>
<td>12</td>
<td>S1,S2,S5,S6,S9,S12</td>
<td>S2,S3,S5,S6,S9,S12</td>
<td>33V</td>
</tr>
<tr>
<td>13</td>
<td>S1,S4,S5,S6,S9,S12</td>
<td>S1,S4,S5,S6,S9,S12</td>
<td>39V</td>
</tr>
</tbody>
</table>

VI. SWITCHING TECHNIC OF THREE H-BRIDGE MULTILEVEL [27 LEVEL] INVERTER

There are several kinds of modulation control methods such as traditional pulse width modulation (SPWM), space vector PWM, harmonic optimization or selective harmonic elimination, and active harmonic elimination, and they all can be used for inverter modulation control. In this proposed system sinusoidal pulse width modulation (SPWM) switching scheme is used to provide firing pulse to on and off the semiconductor switch at desired switching frequency. The Fourier series expansion of the fundamental frequency (staircase) output voltage waveform of the multilevel inverter, as shown in Fig.6.

\[
P(\omega t) = \frac{V}{\pi} \sum_{n=1}^{\infty} \frac{1}{n} \left( \cos(n\theta_1) + \cos(n\theta_2) \right) \sin(n\omega t).
\]

(i)

The key issue of fundamental frequency modulation control is choice of the two switching angles \( \theta_1 \) and \( \theta_2 \). The given mathematical equation is used to eliminate the fifteenth order harmonics.

\[
ma = \cos(\theta_1) + \cos(\theta_2)
\]

(ii)

\[
0 = \cos(15\theta_1) + \cos(15\theta_2)
\]

The modulation index is defined as

\[
m = \frac{V_o}{V_{dc}/2}
\]

(iii)

The relationship between the output voltage index \( m_a \) and modulation index \( m \) is

\[
m_a = \frac{m}{m_a}
\]

(iv)

Modulation index for a SPWM based multilevel inverter is \( m=1 \) for without third order harmonic compensation
\( m=1.5 \) for with third order harmonic compensation

Cascaded H-bridge multilevel inverter output voltage waveform is a Stepped sinusoidal waveform, not a square waveform. The maximum modulation index for linear operation \( m \) is 2.42.
Amplitude modulation index for an n-level inverter

\[ m_2 = \frac{A_m}{(m-1)A_C} \]  

Where,
\[ A_m \] - Peak to Peak reference waveform amplitude.
\[ A_C \] - Peak to Peak Carrier waveform.

VII. HARMONIC ELIMINATION IN MULTILEVEL INVERTER

The output voltage \( V(t) \) of the multilevel inverter can be expressed in Fourier series as

\[ V(t) = \sum_{n=1}^{\infty} \left( a_n \sin n\alpha + b_n \cos n\alpha \right) \]  

Due to quarter wave symmetry of the output voltage the even harmonics are absent (\( b_n = 0 \)) and only odd harmonics are present.

The amplitude of the \( n^{th} \) harmonic \( a_n \) is expressed only with the first quadrant switching angle \( \alpha_1, \alpha_2, \ldots, \alpha_m \)

\[ a_n = \frac{4V_{dc}}{n\pi} \sum_{\theta<\alpha_1} (\cos n\theta) \]  

For any odd harmonics can be expressed up to \( k^{th} \) term, where \( m \) is the number of variable corresponding to switching angle \( \alpha_1 \) through \( \alpha_m \) of the first quadrant

Total Harmonics Distortion (THD):

\[ THD = \frac{1}{\text{fundamental}} \sum_{n=2}^{\infty} (n^{th} \text{ harmonic components})^2 * 0.5 \]

VIII. INVERTER EFFICIENCY

Cascaded hybrid inverter efficiency is higher for the applications where the switching losses are bigger than a conventional inverter and the selection of voltage sources are given below for a corresponding topology and number of stages.

<table>
<thead>
<tr>
<th>Topology</th>
<th>Voltage Sources</th>
<th>No. of stages</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cascaded</td>
<td>( V_{dc} ) | ( 1V_{dc} )</td>
<td>( 2n+1 ) for ( n=3 ) | ( 7)-level, where ( n=3 )</td>
</tr>
<tr>
<td>Hybrid</td>
<td>( 2^{n-1} V_{dc} ) | ( 4V_{dc} )</td>
<td>( 2^{n-1} ) for ( n=3 ) | ( 15)-level</td>
</tr>
<tr>
<td>Proposed Hybrid</td>
<td>( 3^{n-1} V_{dc} ) | ( 9V_{dc} )</td>
<td>( 3^n ) | ( 27)-level</td>
</tr>
</tbody>
</table>

IX. SIMULATION RESULTS

In general there are two modulation control schemes, it will be used for multilevel inverter they are fundamental switching frequency and high switching frequency Pulse Width Modulation. In this proposed paper, the simulation model based on the MATLAB/SIMULINK and the model is developed under the high switching frequency SPWM. It has triangle carrier signal, one carrier signal for each level and it has one reference or modulation, signal for a single phase.

Fig. 5 The above figure shows the overall block diagram of 27-level multilevel inverter

Fig. 6 Output voltage and Output current waveforms
X. RESULT OF TOTAL HARMONICS DISTORTION

The Total Harmonic Distortion of a 27-level multilevel inverter was analyzed by Fast Fourier Transformation method (FFT) for three cycles and the low order harmonics are eliminated up to 13\textsuperscript{th} order and the result of FFT method is shown in below diagram. THD of the proposed inverter is 3.04%.

XI. CONCLUSION

In conventional method, low level inverter is used for solar PV applications, sinusoidal output was not obtained which is the drawback of the conventional system and the harmonics was 30%. In proposed system the level of the inverter was increased and hence the output waveform is sinusoidal.

The multilevel inverter has introduced a solution to increase the inverter output voltage above the voltage limits of classical semiconductors. There are quite a lot of ways to achieve multilevel inverters. The most important topologies are the neutral point clamped inverters, the flying capacitors and the cascade inverters. This project investigates new hybrid twenty seven level multilevel inverter for solar PV applications, which significantly increase the number of levels in output voltage waveform and thereby dramatically reduces the low order harmonics of 3\textsuperscript{rd}, 5\textsuperscript{th}, Upto 13\textsuperscript{th} and Total Harmonics Distortion of 3.04%. Moreover the stage with higher DC link voltage has less switching frequency and therefore reduced switching losses.

The new hybrid multilevel inverter consists of three full bridge modules, each module has four MOSFET switches IRFZ44, which have the relationship of 3V, 9V and 27V for DC link Voltage or solar panel input and the output voltage is 39V. The scaling of voltages for each module is in the power of three.

Fig. 7 Output voltage regulation for all the three H-Bridges and total output voltage (v=v1+v2+v3)

Fig. 8 Total Harmonic distortion for 27-level inverter

Fig. 9 Overall system of the project
Future Works

This project can be extended up to 81-Levels by using four DC sources and sixteen semiconductor switches. Due to increasing level, the filtering components are reduced.

REFERENCES


